PATENT ABSTRACTS OF JAPAN

(11) Publication number : 06-302403

(43) Date of publication of application: 28.10.1994

(51) Int. CI.


H01C 7/02

(21) Application number: 05-089746 (71) Applicant: MURATA MFG CO LTD

(22) Date of filing: 16.04.1993 (72) Inventor: MIHARA KENJIROU

NIIMI HIDEAKI KIKKO TOSHIHIKO

(54) LAMINATION TYPE SEMICONDUCTOR CERAMIC ELEMENT



(57) Abstract:

PURPOSE: To acquire a lamination type semiconductor ceramic element which can reduce a resistance value at a room temperature without damaging ohmic characteristic and can increase a resistance variation ratio.

CONSTITUTION: A semiconductor ceramic layer 2 and an electrode 3 are laminated alternately and a lamination 4 (sintered body) is formed. When a lamination type semiconductor ceramic element 1 is thereby constituted, porosity of the ceramic element 1 is made 3 to 15vol.%.

LEGAL STATUS

[Date of request for examination] 25.01.2000

[Date of sending the examiner's 19.02.2002

decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against 2002-05002

examiner's decision of rejection]

[Date of requesting appeal against 22.03.2002 examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998, 2003 Japan Patent Office

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The laminating mold semi-conductor ceramic component characterized by making voidage of this semi-conductor ceramic component into three to 15 volume % in the laminating mold semi-conductor ceramic component which has the forward resistance temperature characteristic which comes to carry out the laminating of a semi-conductor ceramic layer and the electrode by turns.

[Claim 2] The laminating mold semi-conductor ceramic component characterized by the above-mentioned electrode containing at least one or more kinds of elements among nickel, Cu, Fe, Co, W, Ta, Ti, and Mo in claim 1.

[Translation done.]

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[0003]

[Detailed Description of the Invention] [0001]

[Industrial Application] This invention relates to the structure which could be made to enlarge resistance rate of change while being able to make resistance low, without an electric resistance value spoiling the ohmic nature of an electrode in a detail about the laminating mold semi-conductor ceramic component which has the forward resistance temperature characteristic which changes with temperature.

[0002]

[Description of the Prior Art] The barium titanate system semiconductor device which has a forward resistance temperature characteristic has the property which resistance increases rapidly above the Curie point, for example, is used for many applications, such as an overcurrent-protection component of an electrical circuit, or a demagnetization component of the Braun-tube frame of television. Moreover, in recent years, the laminating mold semi-conductor ceramic component which can respond to a surface mount and can make the resistance in a room temperature small is proposed (for example, refer to JP,55-88304, A and JP,57-60802, A). This laminating mold semiconductor device is BaTiO3. The laminating of the internal electrode which consists of a semi-conductor ceramic layer used as a principal component and a Pt-Pd alloy is carried out by turns, and it is really sintered.

[Problem(s) to be Solved by the Invention] However, in the abovementioned conventional laminating mold semiconductor device, when metals, such as Pt and Pd, are adopted as an internal electrode, since the Schottky barrier arises between this electrode and a ceramic layer, ohmic contact is hard to be acquired, and there is a problem that it is inferior to the stability of resistance as a result. [0004] Here, in order to acquire ohmic contact, it is possible to adopt small nickel of a work function etc. as an internal electrode. In this case, in order to avoid oxidation of nickel, once carrying out elevatedtemperature baking in a reducing atmosphere and sintering, it is made to perform reoxidation processing at the temperature which is extent to which Above nickel does not oxidize this sintered compact. However, since the conditioning in the case of performing this reoxidation processing is difficult, the problem of being easy to produce unevenness is in oxidation treatment. Consequently, if oxidation is weak, the surface section and inside a sintered compact, resistance will differ and the problem that resistance rate of change becomes small as a result will produce the surface part of a sintered compact from oxidation not going to the interior, although it oxidizes. [which were obtained] If the above-mentioned oxidation is strong, since oxidation will go to the interior of a sintered compact, although resistance rate of change is made greatly on the other hand, the problem that an internal electrode oxidizes and ohmic nature is spoiled arises. For this reason, in the present condition, it has become difficult to obtain a component with large resistance rate of change low [room temperature resistance], and the improvement at this point is demanded.

[0005] This invention was made in view of the above-mentioned conventional situation, and it aims at offering the laminating mold semi-conductor ceramic component which can enlarge resistance rate of change while being able to make the resistance in a room temperature low, without spoiling the ohmic nature in the case of performing reoxidation processing using nickel.

[0006]

[Means for Solving the Problem] Preventing oxidation of an electrode, when [which should find out the approach of oxidizing to the interior of a sintered compact] it inquires wholeheartedly, by forming the opening section in a ceramic component, these artificers hit on an idea for oxidation conditions to be controlled, as a result for oxidation unevenness to be prevented, and accomplish this invention.

[0007] Then, this invention is characterized by making voidage of this semi-conductor ceramic component into three to 15 volume % in the laminating mold semi-conductor ceramic component which comes to carry out the laminating of a semi-conductor ceramic layer and the conductive layer by turns.

[0008] Regulating the range of the above-mentioned voidage here because oxidation would not progress and the improvement effect of resistance rate of change would not be acquired, if it was made to 3% or less, it

is because there is a possibility that it may become easy to produce oxidation of an internal electrode, and the anti-chip box reinforcement of a sintered compact may moreover be fallen and damaged when the 15 above-mentioned% is exceeded.

[0009] Moreover, in order to form the opening section in the above-mentioned ceramic component, it is realizable by carrying out addition mixing of the resin powder burned down at the time of baking. To the above-mentioned internal electrode, it is still more desirable to contain at least one or more kinds of elements among nickel, Cu, Fe, Co, W, Ta, Ti, and Mo from which ohmic contact is acquired.
[0010]

[Function] Since according to the laminating mold semi-conductor ceramic component concerning this invention the opening section was formed in this ceramic component and this voidage was specified, oxidation can be promoted to the interior of a sintered compact, avoiding the oxidation to the internal electrode in the case of performing reoxidation processing, and the unevenness of oxidation can be prevented.

Consequently, while being able to make the resistance in a room temperature low, without spoiling ohmic contact, resistance rate of change can be enlarged and it can respond to an above-mentioned request. [0011]

[Example] Hereafter, the example of this invention is explained about drawing. Drawing 1 and drawing 2 are drawings for explaining the laminating mold semi-conductor ceramic component by one example of this invention.

[0012] In drawing, 1 is the laminating mold semi-conductor ceramic component of this example. This ceramic component 1 is a rectangular parallelepiped-like thing, and is BaTiO3. The laminating of the semiconductor ceramic layer 2 used as a principal component and the internal electrode 3 which consists of nickel is carried out by turns, and it is constituted by the sintered compact 4 which really comes to sinter this layered product. After this sintered compact 4 carries out elevatedtemperature baking of the layered product in a reducing atmosphere, in atmospheric air, it performs reoxidation processing and is obtained. [0013] End side 3a of each above-mentioned internal electrode 3 is the left of a sintered compact 4, It is exposed to the right end sides 4a and 4b by turns, and each remaining end face is located inside the ceramic layer 2, and is laid underground in the sintered compact 4. Moreover, left of the above-mentioned sintered compact 4, The external electrodes 5 and 5 which consist of Ag are formed in the right end sides 4a and 4b, and end side 3a of each above-mentioned internal electrode 3

is electrically connected to this external electrode 5.

[0014] And the opening section which is not illustrated is formed in the above-mentioned semi-conductor ceramic component 1, and the voidage of this has become 3 - 15 volume %. This opening section mixes resin powder into a ceramic ingredient, in case it calcinates this, it is made burned down, and it is formed.

[0015] Next, the 1 manufacture approach of the laminating mold semi-conductor ceramic component 1 of this example is explained. First, they are BaCO3, SrCO3, CaCO3, TiO2, La 2O3, SiO2, and MnCO3 as a raw material. It prepares so that it may use and may become the following presentations.

(Bao. 857 calciumo. 10Sro. 04Lao. 003) Ti03+0.008 Mn+0.01Si02 [0016] After paying the above-mentioned raw material to the pot made from polyethylene with pure water and a zirconia ball and carrying out grinding mixing for 5 hours, it is made to dry and temporary baking is carried out at 1100 degrees C for 2 hours. Subsequently, this temporary baking object is pulverized and temporary baking powder is formed. [0017] And an organic binder, a solvent, and a dispersant are mixed into the above-mentioned temporary baking powder, and a mean diameter is 10 micrometers to this. A polystyrene particle is added and it mixes. It is made for this polystyrene particle to become within the limits of 3 - 15 volume % to the above-mentioned ceramic ingredient. 50 micrometers in the slurry obtained by this to thickness A ceramic green sheet is fabricated and it is 7.5x6.6mm about this green sheet. It cuts in the shape of a rectangle, and many semi-conductor ceramic layers 2 and the ceramic layer 6 for dummies are formed.

[0018] Next, the electric conduction powder and varnish which consist of nickel are mixed, electrode paste is created, this paste is printed on the top face of each above-mentioned semi-conductor ceramic layer 2, and an internal electrode 3 is formed. When printing this internal electrode 3, only end side 3a of this is prolonged to the rim of the ceramic layer 2, and other end faces are formed so that it may be located inside.

[0019] And as shown in drawing 2, the above-mentioned semi-conductor ceramic layer 2 and an internal electrode 3 lap by turns, and end side 3a of each internal electrode 3 is the left of the ceramic layer 2, It piles up so that it may be located in a right end side by turns, and the ceramic layer 6 for dummies is further put on the upper part of this, and the lower part. This is stuck by pressure with a press and a layered product is formed.

[0020] Subsequently, the above-mentioned layered product is heated at 1300 degrees C in the reducing atmosphere of H2 / 2 = 3% of N, and is

calcinated for 2 hours, and a sintered compact 4 is obtained. Then, reoxidation processing is performed for this sintered compact 4 by 800 ** in atmospheric air for 2 hours. Then, oxygen will permeate the opening section of this and a sintered compact 4 will oxidize to the interior of this.

[0021] To the last, it is the left of the above-mentioned sintered compact 4, After applying Ag paste to the right end sides 4a and 4b, it can be burned and the external electrode 5 is formed. Thereby, the laminating mold semi-conductor ceramic component 1 of this example is manufactured.

[0022] It can oxidize up to the sintered compact 4 interior, preventing oxidation of the internal electrode 3 in the case of performing reoxidation processing, since according to the laminating mold semiconductor ceramic component 1 of this example the opening section was formed in the semi-conductor ceramic component 1 and voidage was made into 3 - 15%. Consequently, without spoiling the ohmic nature of the above-mentioned internal electrode 3, low [room temperature resistance], a component with large resistance rate of change can be obtained, and it can respond to an above-mentioned request.

[0023] In addition, in the above-mentioned example, although nickel was adopted as the internal electrode, this invention is effective in adopting Cu, Fe, Co, W, Ta, Ti, and Mo, and the same ohmic nature as the above-mentioned example being obtained also in this case.

[0024]

[Table 1]

空隙率とPTC特性、および焼結体の抗折強度

試料番号	空隙率 (体積%)	室温抵抗 at25℃ (Ω)	抵抗変化率 ρ250/ρ25	抗折強度 (kg/cm²)
* 1	1. 6	0, 4	1 1	689
* 2	2. 8	0.8	8 3	643
3	3, 0	1, 4	1 4 3 0	632
4	4. 9	2. 4	1820	5 5 8
5	8. 2	3, 5	4670	5 1 1
6	11.3	5 . 6	5 2 6 0	459
7	12.6	6.6	6330	4 4 7
8	15.0	9, 8	6820	3 3 8
* 9	15.3	3 6. 2	8 1 7 0	1 2 7
* 1 0	19.4	8 4. 8	7290	8 1

[0025] Table 1 shows the result of the characteristic test which checks the effectiveness of this example and which went to accumulate. This trial adds a polystyrene particle into an above-mentioned ceramic ingredient, changed the addition of this, changed the voidage of the semi-conductor ceramic component 1 in 1.6 - 19.4% of range, and created sample No.1-10. and -- this -- each -- the resistance (omega) in the room temperature of sample No.1-10, and resistance rate of change, And anti-chip box reinforcement (Kg/cm2) It measured. In addition, front Naka and * mark show the outside of the range of this invention. Moreover, the above-mentioned resistance rate of change was computed by the degree type.

resistance rate-of-change =(2.303/T2-T1) x100T1: -- temperature T2: from which resistance will be the room temperature resistance [10 times] -- 100 of room temperature resistance of resistance Doubling temperature [0026] When voidage is 3% or less of sample No.1, and 2 so that clearly also from Table 1, although room temperature resistance is low,

resistance rate of change is as small as 11 and 83 %, and oxidation of a ceramic is not progressing. moreover — although a value with large resistance rate of change is acquired in the case of sample No.9 which made voidage 15% or more, and 10 — oxidation of an internal electrode — room temperature resistance — 36. — 2 and 84.8 It is high with omega and, moreover, anti-chip box reinforcement is falling rapidly with 127 and 81 kg/cm2. On the other hand, in the case of this example sample No.3-8 which made voidage 3 — 15% of within the limits, for any sample, room temperature resistance is 1.4-9.8. The value with as large resistance rate of change as 1430 — 6820% is low acquired with omega. Furthermore, anti-chip box reinforcement is 632 — 338 kg/cm2. It is high and the satisfying value is acquired.

[0027]

[Effect of the Invention] According to the laminating mold semi-conductor ceramic component which starts this invention as mentioned above, since voidage of this ceramic component was made into 3 - 15% of range, it is effective in the ability to obtain a component with large resistance rate of change low [room temperature resistance], without spoiling ohmic nature.

.......

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is a sectional view for explaining the laminating mold semi-conductor ceramic component by one example of this invention.
[Drawing 2] It is the decomposition perspective view of the semi-conductor ceramic component of the above-mentioned example.
[Description of Notations]

1 Laminating Mold Semi-conductor Ceramic Component

- 2 Semi-conductor Ceramic Layer
- 3 Internal Electrode
- 4 Sintered Compact (Layered Product)


[Translation done.]


* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

DRAWINGS





[Translation done.]

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号

特開平6-302403

(43)公開日 平成6年(1994)10月28日

(51) Int.Cl.⁵

識別記号 庁内整理番号

FΙ

技術表示箇所

H01C 7/02

審査請求 未請求 請求項の数2 OL (全 5 頁)


(21)出願番号	特願平5-89746	(71)出願人 000006231
		株式会社村田製作所
(22)出願日	平成5年(1993)4月16日	京都府長岡京市天神二丁目26番10号
		(72)発明者 三原 賢二良
		京都府長岡京市天神2丁目26番10号 株式
		会社村田製作所内
		(72)発明者 新見 秀明
		京都府長岡京市天神2丁目26番10号 株式
		会社村田製作所内
		(72)発明者 橘高 敏彦
		京都府長岡京市天神2丁目26番10号 株式
		会社村田製作所内
		(74)代理人 弁理士 下市 努

(54)【発明の名称】 積層型半導体セラミック素子

(57)【要約】

【目的】 オーミック性を損なうことなく室温での抵抗値を低くできるとともに、抵抗変化率を大きくできる積層型半導体セラミック素子を提供する。

【構成】 半導体セラミック層2と電極3とを交互に積層して積層体4 (焼結体)を形成し、これにより積層型半導体セラミック素子1を構成する場合に、該セラミック素子1の空隙率を3~15体積%とする。



1

【特許請求の範囲】

【請求項1】 半導体セラミック層と電極とを交互に積 層してなる正の抵抗温度特性を有する積層型半導体セラ ミック素子において、該半導体セラミック素子の空隙率 を3~15体積%としたことを特徴とする積層型半導体 セラミック素子。

【請求項2】 請求項1において、上記電極がNi, C u, Fe, Co, W, Ta, Ti, Moのうち少なくと も1種類以上の元素を含んでいることを特徴とする積層 型半導体セラミック素子。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、電気抵抗値が温度によ って変化する正の抵抗温度特性を有する積層型半導体セ ラミック素子に関し、詳細には電極のオーミック性を損 なうことなく抵抗値を低くできるとともに、抵抗変化率 を大きくできるようにした構造に関する。

[0002]

【従来の技術】正の抵抗温度特性を有するチタン酸バリ ウム系半導体素子は、キュリー点以上で抵抗値が急激に 20 増加する特性を有しており、例えば電気回路の過電流保 護素子、あるいはテレビのブラウン管枠の消磁素子など 多くの用途に利用されている。また、近年では表面実装 に対応でき、かつ室温での抵抗値を小さくできる積層型 半導体セラミック素子が提案されている(例えば、特開 昭55-88304号公報、特開昭57-60802号 公報参照)。この積層型半導体素子は、BaTiOaを 主成分とする半導体セラミック層とPt-Pd合金から なる内部電極とを交互に積層して一体焼結したものであ る。

[0003]

【発明が解決しようとする課題】しかしながら上記従来 の積層型半導体素子では、内部電極にPt、Pd等の金 属を採用すると、該電極とセラミック層との間でショッ トキー障壁が生じることからオーミック接触が得られ難 く、その結果抵抗値の安定性に劣るという問題がある。

【0004】ここで、オーミック接触を得るためには、 内部電極に仕事関数の小さいNi等を採用することが考 えられる。この場合、Niの酸化を回避するために還元 性雰囲気にて高温焼成して一旦焼結した後、該焼結体を 40 上記Niが酸化されない程度の温度で再酸化処理を行う ようにしている。ところが、この再酸化処理を行う場合 の条件設定が困難であることから、酸化処理にむらが生 じ易いという問題がある。その結果、酸化が弱いと焼結 体の表面部分は酸化されるものの内部まで酸化が進まな いことから、得られた焼結体の表面部と内部とでは抵抗 値が異なり、その結果抵抗変化率が小さくなるという問 題が生じる。一方、上記酸化が強いと焼結体内部まで酸 化が進むことから抵抗変化率は大きくできるものの、内 部電極が酸化されてオーミック性が損なわれるという問 50 れたものである。

題が生じる。このため現状では室温抵抗値の低い、かつ 抵抗変化率の大きい素子を得ることが困難となってお り、この点での改善が要請されている。

【0005】本発明は上記従来の状況に鑑みてなされた もので、Niを用いて再酸化処理を行う場合の、オーミ ック性を損なうことなく室温での抵抗値を低くできると ともに、抵抗変化率を大きくできる積層型半導体セラミ ック素子を提供することを目的としている。

[0006]

10 【課題を解決するための手段】本件発明者らは、電極の 酸化を防止しながら焼結体内部まで酸化できる方法を見 出すべき鋭意検討したところ、セラミック素子に空隙部 を形成することによって酸化条件を制御でき、ひいては 酸化むらを防止できることに想到し、本発明を成したも

【0007】そこで本発明は、半導体セラミック層と導 電層とを交互に積層してなる積層型半導体セラミック素 子において、該半導体セラミック素子の空隙率を3~1 5体積%としたことを特徴としている。

【0008】ここで、上記空隙率の範囲を規制したの は、3%以下にすると酸化が進まなくなり、抵抗変化率 の改善効果が得られないからであり、上記15%を越え ると内部電極の酸化が生じ易くなり、しかも焼結体の抗 折強度が低下して破損するおそれがあるからである。

【0009】また、上記セラミック素子に空隙部を形成 するには、例えば焼成時に焼失する樹脂粉末等を添加混 合することにより実現できる。さらに上記内部電極に は、オーミック接触が得られるNi, Cu, Fe, C o, W, Ta, Ti, Moのうち少なくとも1種類以上 30 の元素を含有することが好ましい。

[0010]

【作用】本発明に係る積層型半導体セラミック素子によ れば、該セラミック素子に空隙部を形成し、該空隙率を 規定したので、再酸化処理を行う場合の内部電極への酸 化を回避しながら焼結体内部まで酸化を促進でき、かつ 酸化のむらを防止できる。その結果、オーミック接触を 損なうことなく室温での抵抗値を低くできるとともに、 抵抗変化率を大きくでき、上述の要請に応えられる。

[0011]

【実施例】以下、本発明の実施例を図について説明す る。図1及び図2は本発明の一実施例による積層型半導 体セラミック素子を説明するための図である。

【0012】図において、1は本実施例の積層型半導体 セラミック素子である。このセラミック素子1は直方体 状のもので、BaTiO。を主成分とする半導体セラミ ック層2と、Niからなる内部電極3とを交互に積層 し、この積層体を一体焼結してなる焼結体4により構成 されている。この焼結体4は、積層体を還元性雰囲気に て高温焼成した後、大気中にて再酸化処理を施して得ら

3

【0013】上記各内部電極3の一端面3aは焼結体4の左、右端面4a、4bに交互に露出されており、残りの各端面はセラミック層2の内側に位置して焼結体4内に埋設されている。また上記焼結体4の左、右端面4a、4bにはAgからなる外部電極5、5が形成されており、この外部電極5に上記各内部電極3の一端面3aが電気的に接続されている。

【0014】そして、上記半導体セラミック素子1には 交互に位置するように 図示しない空隙部が形成されており、これの空隙率は3 ダミー用セラミック層 ~15体積%となっている。この空隙部はセラミック材 10 して積層体を形成する。 料に樹脂粉末を混合し、これを焼成する際に焼失させて 【0020】次いで、 形成されたものである。 の還元性雰囲気中で130

【0015】次に、本実施例の積層型半導体セラミック素子1の一製造方法について説明する。まず、原料として、 $BaCO_3$, $SrCO_3$, $CaCO_3$, TiO_2 , La_2O_3 , SiO_2 , $MnCO_3$ を用いて以下の組成となるよう調合する。

 $(B a_{0.857} C a_{0.10} S r_{0.04} L a_{0.003}) T i O_3 +0.$

【0016】上記原料を純水及びジルコニアボールとと 20 ミック素子1が製造される。 もにポリエチレン製ポットに入れて5時間粉砕混合した 【0022】本実施例の積 後、乾燥させて1100℃で2時間仮焼成する。次いでこの によれば、半導体セラミッタ 仮焼成体を粉砕して仮焼成粉を形成する。 かつ空隙率を3~15%と

【0017】そして、上記仮焼成粉に、有機バインダ、溶剤,及び分散剤を混合し、これに平均粒径が 10μ mのポリスチレン粒子を添加して混合する。このポリスチレン粒子は上記セラミック材料に対して $3\sim15$ 体積%の範囲内となるようにする。これにより得られたスラリーから厚さ 50μ mのセラミックグリーンシートを成形し、このグリーンシートを 7.5×6.6 mの矩形状にカットして多数の半導体セラミック層 2 とダミー用セラミック層 6 を形成する。

【0018】次に、Niからなる導電粉末とワニスとを 混合して電極ペーストを作成し、このペーストを上記各 半導体セラミック層2の上面に印刷して内部電極3を形成する。この内部電極3を印刷する場合、これの一端面3aのみがセラミック層2の外縁まで延び、他の端面は内側に位置するように形成する。

【0019】そして、図2に示すように、上記半導体セラミック層2と内部電極3とが交互に重なり、かつ各内部電極3の一端面3aがセラミック層2の左、右端面に交互に位置するように重ね、さらにこれの上部、下部にダミー用セラミック層6を重ねる。これをプレスで圧着して積層体を形成する。

【0020】次いで、上記積層体を、H₂/N₂=3%の還元性雰囲気中で1300℃に加熱して2時間焼成し、焼結体4を得る。この後、この焼結体4を大気中にて800℃で2時間再酸化処理を行う。すると焼結体4はこれの空隙部に酸素が浸透し、該内部まで酸化されることとなる。

【0021】最後に、上記焼結体4の左,右端面4a, 4bにAgペーストを塗布した後、焼き付けて外部電極 5を形成する。これにより本実施例の積層型半導体セラ ミック素子1が製造される。

【0022】本実施例の積層型半導体セラミック素子1によれば、半導体セラミック素子1に空隙部を形成し、かつ空隙率を3~15%としたので、再酸化処理を行う場合の内部電極3の酸化を防止しながら、焼結体4内部まで酸化することができる。その結果、上記内部電極3のオーミック性を損なうことなく、室温抵抗値の低い、かつ抵抗変化率の大きい素子を得ることができ、上述の要請に応えられる。

[0024]

【表1】

空隙率とPTC特性、および焼結体の抗折強度

試料番号	空隙率 (体積%)	室温抵抗 at25℃ (Ω)	抵抗変化率 p 250/p 25	抗折強度 (kg/cm²)
* 1	1.6	0.4	1 1	689
* 2	2.8	0.8	8 3	6 4 3
3	3, 0	1, 4	1430	6 3 2
4	4. 9	2. 4	1820	5 5 8
5	8. 2	3.5	4670	5 1 1
6	11.3	5 . 6	5260	4 5 9
7	12.6	6, 6	6330	4 4 7
8	15,0	9, 8	6820	3 3 8
* 0	15.3	3 6. 2	B 1 7 0	1 2 7
* 1 0	19.4	8 4, 8	7290	8 1

【0025】表1は、本実施例の効果を確認するために 行った特性試験の結果を示す。この試験は、上述のセラ を変化させて半導体セラミック素子1の空隙率を1.6~ 19.4%の範囲で変化させて試料No. 1~10を作成し た。そしてこの各試料No. 1~10の室温での抵抗値 (Ω),抵抗変化率,及び抗折強度(Kg/cm²)を測定し た。なお、表中、*印は本発明の範囲外を示す。また上 記抵抗変化率は次式により算出した。

抵抗変化率= (2.303 / T2-T1) ×100

T1:抵抗が室温抵抗の10倍になる温度

T2:抵抗が室温抵抗の100 倍になる温度

【0026】表1からも明らかなように、空隙率が3% 40 ク素子を説明するための断面図である。 以下の試料No. 1, 2の場合は、室温抵抗値は低いもの の、抵抗変化率が11,83%と小さく、セラミックの酸化 が進んでいない。また空隙率を15%以上とした試料N 0.9,10の場合は、抵抗変化率は大きい値が得られ るものの、内部電極の酸化により室温抵抗値が36.2,84. 8 Ωと高くなっており、しかも抗折強度は127,81Kg/cm² と急激に低下している。これに対して空隙率を3~15 %の範囲内とした本実施例試料No. 3~8の場合、何れ

の試料も室温抵抗値は1.4~9.8 Ωと低く、また抵抗変 化率は1430~6820%と大きい値が得られている。さらに ミック材料にポリスチレン粒子を添加し、これの添加量 30 抗折強度は632 ~338Kg/cm² と高く、満足できる値が得 られている。

[0027]

【発明の効果】以上のように本発明に係る積層型半導体 セラミック素子によれば、該セラミック素子の空隙率を 3~15%の範囲としたので、オーミック性を損なうこ となく室温抵抗値の低い、かつ抵抗変化率の大きい素子 を得ることができる効果がある。

【図面の簡単な説明】


【図1】本発明の一実施例による積層型半導体セラミッ

【図2】上記実施例の半導体セラミック素子の分解斜視 図である。

【符号の説明】

- 1 積層型半導体セラミック素子
- 2 半導体セラミック層
- 3 内部電極
- 4 焼結体(積層体)

【図1】



[図2]

